Abstract-Repetitive control (RC) with linear phase lead compensation provides a simple but very effective control solution for any periodic signal with a known period. Multirate repetitive control (MRC) with a downsampling rate can reduce the need of memory size and computational cost, and then leads to a more feasible design of the plug-in RC systems in practical applications. However, with fixed sampling rate, both MRC and its linear phase lead compensator are sensitive to the ratio of the sampling frequency to the frequency of interested periodic signals: 1) MRC might fails to exactly compensate the periodic signal in the case of a fractional ratio; 2) linear phase lead compensation might fail to enable MRC to achieve satisfactory performance in the case of a low ratio. In this paper, a universal fractional-order design of linear phase lead compensation MRC is proposed to tackle periodic signals with high accuracy, fast dynamic response, good robustness, and cost-effective implementation regardless of the frequency ratio, which offers a unified framework for housing various RC schemes in extensive engineering application. An application example of programmable ac power supply is explored to comprehensively testify the effectiveness of the proposed control scheme.
with low total harmonic distortion (THD), fast transient response, and low steady state error [5] [6] [7] .
To reduce CPU processing load, multirate repetitive control (MRC) was introduced in [8] . In MRC scheme, the converter samples with a high sampling rate, while RC processes the data with a reduced low rate. Previous work shows that MRC is able to maintain the convergence speed, tracking error, and THD as good as conventional RC (CRC). Note that CRC is a special case of multirate RC with m = 1. Therefore, multirate RC offers a more general RC scheme in applications.
To compensate the phase lag of the overall system, phase lead compensator is usually incorporated in RC scheme. Linear phase lead compensation, as a practical and efficient design method, prominently improves RC performance on convergence speed, tracking accuracy, and system stability [9] , [10] .
However, MRC with linear phase lead compensation usually confronts severe frequency robustness problems in practices.
1) MRC is sensitive to the ratio of the sampling frequency to the reference signal fundamental frequency. In MRC, the period delay unit z −N m m needs to provide a time delay of one reference signal period, where z m = z m indicates that MRC sampling rate is m times slower than the system sampling frequency f s , and N m is the ratio of the MRC sampling frequency f s /m to the reference signal frequency f r , i.e., N m = f s /f r /m. In previous design [8] , RC requires N m to be an integer, which, however, cannot be always true in many applications. The fraction N m can be caused by either a fractional f s /f r [11] [e.g., for a 60 Hz voltage reference signal under a 10 kHz MRC (m=1) sampling frequency, N m will be 166.67] or downsampling ratio m (e.g., for a 60 Hz voltage reference signal under a 12 kHz MRC sampling frequency, when downsampling ratio m = 3, N m will be f s /f r /3 = 66.67).
2) The grid frequency is not a constant and has frequency fluctuations [12] , [13] . For example, the grid frequency could vary between 59 and 61 Hz. When the sampling frequency is 12 kHz, N m of MRC (m=1) for grid-connected application will vary between 196.72 and 203.39. Inaccurate period delay will shift high gains away from the actual frequencies of interest, which will deteriorate the performance in terms of tracking accuracy and robustness.
3) Low delay periods N m in MRC leads to a low resolution for linear phase lead compensation. The linear phase lead compensator z γ m , where γ is phase lead step, provides a phase lead θ = γ × m × (ω/ω N ) × 180
• at frequency ω, where ω N = πf s represents the Nyquist frequency. For RC, it is of interest to study the compensation at the fundamental frequency of the input signal ω r = 2πf r and its harmonies. Therefore, the resolution of linear compensation will be m × (ω r /ω N ) × 180
• at the fundamental frequency. Thus, the phase lead compensation resolution of linear phase compensator z γ m is m × (ω r /ω N ) × 180
• . Obviously, large multirate m, high fundamental frequency ω r , or low Nyquist frequency ω N caused by low sampling frequency will lead to lower phase compensation resolution, e.g., 400 Hz on-broad ac power supplies on ship [14] , low switching frequency wind power system [15] . Imprecise phase lead degrades MRC control performance or even makes the system unstable. Addressing above issues, a finite impulse response (FIR) based fractional delay is proposed for CRC [16] , parallel structure RC [11] , and selective harmonic RC [17] , which enables frequency adaptation to the reference signal variations. Lagrange-interpolation-based fractional delay based RC is applied in various applications, for instance, programmable ac power source [18] , grid-connected power converter [13] , and shunt active power filters [19] . And the scheme of Lagrangeinterpolation-based fractional delay is further improved with the Farrow structure to decrease computation load in [7] . However, being a general RC design, MRC still faces the frequency robustness issues of low phase compensation resolution and fractional sampling interval. Generally speaking, frequency adaptive phase lead compensation MRC is still needed to offer a universal RC design in practical applications.
To provide a comprehensive solution to above problems, a universal fractional-order design of linear phase lead compensation MRC is proposed in this paper. In the proposed universal design, both MRC delay period N m and phase lead step γ are fractional. The proposed universal fractional-order RC, which includes a fractional-order MRC and a fractional-order linear phase compensation, provides a general frequency adaptive RC solution. It is able to achieve accurate phase lead compensation, consume less computation, and allow flexible sampling frequency and time-varying reference frequency. Comprehensive analysis and synthesis method for the proposed control system are given. Experimental verification of the proposed control scheme on a programmable ac power supply is carried out to demonstrate the effectiveness of the proposed solution under various application scenarios.
The rest of this paper is organized as follows: Section II introduces MRC and its linear phase lead compensation; Section III provides the fractional-order design for linear phase lead compensation MRC in details. Section IV presents experimental results of the proposed fractional-order linear phase compensation MRC with scenarios of frequency fluctuations (reference frequency varies at 59, 60, and 61 Hz) and shipboard high-frequency reference signal (400 Hz). The conclusion is summarized in Section V. 
II. LINEAR PHASE LEAD COMPENSATION MRC

A. MRC
MRC is able to reduce computation and keep the system with a high sampling frequency [8] . For multirate RC, the converter system has sampling time of T s and MRC processes the data with a sampling time of T m , which is m times of T s . Then, we denote
To analyze the system with two different sampling rates, MRC is presented by an equivalent plug-in RC structure [20] shown in Fig. 1 The MRC transfer function G MRC in Fig. 1 is
where
is the system tracking error. Note that when m = 1, the MRC reduces to a CRC. It is worth mentioning that m can be an integer or a fraction. When m is a fraction, the signal is upsampled first and then downsampled to get a fractional ratio. For simple analysis, we only consider m as an integer in this paper and the results we obtained can be applied for fractional m. Note also that, theoretically, the system can be upsampled by setting m < 1, so more sampling points will be obtained in RC. However, it is neither efficient nor cost-effective in real applications because the requirement of computation time and resources will increase. Therefore, only downsampling MRC approach with m 1 is investigated in our study.
In the frequency domain, MRC transfer function in (2) has infinity magnitude gain at the fundamental and all harmonic frequencies of the reference signal when Q(z m ) = 1. Therefore, MRC can achieve zero steady-state error tracking of periodic signals. Previous work shows that MRC is able to maintain the convergence speed and THD as good as CRC does [8] . It is clear that CRC is a special case of MRC when m = 1. Thus, MRC is a more flexible RC design approach. 
where phase lead compensation G f (z m ) has been ignored because of unit magnitude for linear phase lead compensation.
To study the sensitivity and robustness of MRC to delay error ΔN m , Fig. 2 shows the magnitude plot at reference fundamental and harmonic frequencies when ΔN m changes from 0 to 0.5, where 0.5 is the maximum delay error ΔN m . It illustrates that inaccurate delay period in MRC will result in delay error and cause remarkable gain drop. As a result, the capability of MRC in tracking reference signal or rejecting disturbance signal is significantly degraded. Obviously, this analysis shows that conventional MRC design [8] is sensitive and not robust to delay error, which can be caused by f s /f r itself [7] , downsampling ratio m, and reference frequency fluctuation. This puts a great challenge to conventional MRC with a fixed time delay period N m .
B. Linear Phase Lead Compensation for MRC
The phase lead compensator G f (z m ) in Fig. 1 improves the system stability by providing phase lead to cancel out the phase lag of the closed-loop system G(z m ) [21] . Theoretically, it can be implemented as the inverse of the system model G(z m ) [22] . In practice, it is difficult to obtain the inverse of the closed-loop system accurately due to various model uncertainties.
A simple and flexible phase lead compensation scheme is linear phase compensation design given by z γ m . Fig. 3 presents the MRC scheme with a typical linear phase lead compensation [23] . By adding a leading filter z γ m , it produces a phase
• at frequency ω for the RC output. In previous design, γ is an integer, which could lead to an inaccurate phase compensation and result in performance degradation. It is desirable to develop an accurate linear phase lead compensation for MRC.
III. FRACTIONAL-ORDER DESIGN OF LINEAR PHASE LEAD COMPENSATION MRC
As integral-order phase lead compensation MRC is low resolution and sensitive to both reference frequency variation and the ratio of the sampling frequency to the reference signal fundamental frequency, fractional-order design of linear phase lead compensation MRC is introduced in detail to solve the issue in this section.
A. Fractional-Order Multirate RC
When sampling frequency f s is not an integral multiple of f r × m, typical MRC is often designed based on an integral that is the closest integral to N m . This will result in a severe performance degradation for tracking of periodic reference signal or rejecting of period disturbance signal [18] , [19] . Therefore, it is necessary to design MRC with exact N m . This paper proposes a fractional-order multirate RC (FOMRC) scheme, as shown in and an approximation of fractional part. The new scheme is a universal solution as it also includes a fractional order phase lead (FOPL) compensation to provide accurate phase compensation, which will be discussed in the following part.
In Fig. 4 , an nth-order polynomial is designed to approximate the fractional delay z −N m m for MRC as follows:
where N i is the closest integer of (N m − n/2), and the fractional part of N m is approximated by
B. Fractional-Order Linear Phase Lead Compensation
For accurate phase compensation, a FOPL compensation G f (z m ) = z γ m is proposed, where γ ∈ R + is designed as a real number, as shown in Fig. 4 . The FOPL can be approximated by an nth-order polynomial
where γ i is the nearest integer of (γ − n/2).
With (5), the FOPL filter produces a linear phase lead
for input signal frequency ω r , where γ is a real number. Therefore, the FOPL filter can produce higher compensation resolution and accuracy than the integral-order filter.
C. Fraction-Order Approximation
The fractional approximation item (4) and (5) is achieved by Lagrange interpolation polynomial. The Lagrange coefficients A k can be calculated as
Higher order approximation can provide higher accuracy in magnitude. However, higher order approximation needs more computation and a more complicated design. With the tradeoff of approximation accuracy and design complexity, a third-order FOPL is often selected in practical applications.
D. Stability of FOMRC With FOPL
For MRC system shown in Fig. 1 
where ω h is the reference signal harmonic frequency. The overall system holds the stability conditions: first, the closed-loop system G( [24] ; second, the following condition holds:
With the fractional-order linear phase lead filter G f (z m ), (9) can be rewritten as 
.
Since K r and N g (e j ω T m ) are both positive, we can obtain
The first item on the right-hand side of (12) is a nonnegative value because 0 ≤ N q (e j ω ) ≤ 1. Then, (12) will be satisfied if the following condition holds:
From (13), the frequency bandwidth condition can be obtained as
where ε is a small positive constant to enhance the system robustness.
The advantage of the design is that it decouples the gain K r and phase lead γ in (10) such that they can be designed separately. In practice, since the processing unit and circuit will introduce unmodeled delays in the system, the selection of γ could be different from the one given by (14) based on the theoretical model.
IV. APPLICATION EXAMPLE: SINGLE-PHASE PROGRAMMABLE AC POWER SUPPLY
Programmable ac power sources that provide adjustable frequency and adjustable amplitude ac voltages are widely used in automatic testing and bench-top applications, such as avionics testing, International Electrotechnical Commission testing, shipboard testing, and power supply test applications. Both output amplitude and output frequency can be set over a large range. For example, electrical utilities require power supply with frequency of 50 and 60 Hz while ship and aircraft requires power supply with 400 Hz. Under various load conditions, a high-performance programmable ac power source needs to generate very clean sinusoidal output voltage. In addition to the state-of-the-art high-frequency PWM technology, advanced control techniques should be employed to enable power converters to achieve these targets.
In this section, the system modeling and state feedback controller are built first, then two scenarios are used to test the advantage of the proposed fractional-order design of linear phase lead compensation MRC:
(1) 110 V output with frequency variation from 59 to 61 Hz under MRC (m=4), and (2) 110 V, 400 Hz output under MRC (m=1). Both of them have sampling frequency of 11 kHz. inductor, and resistor in the rectifier load, respectively. The output voltage V out and inductor current I L are two states for state feedback controller; V in is the input PWM voltage.
A. System Modeling and State Feedback Controller
The experimental testbed consists of the state feedback controller and plug-in universal fractional-order MRC controller designed in MATLAB/Simulink and implemented by dSPACE DC1103 board to control the H-bridge IGBT converter. The output voltage and current waveform are recorded via sampling circuit by ControlDesk for real-time control and performance analysis.
With the MRC sampling rate of f s /m, the discrete-time state space of the single-phase inverter system in Fig. 5 can be written as
The state feedback controller has the form as 
B. Experimental Scenario I: 110V Output With Variable Frequency 59, 60, and 61 Hz
With parameters in Table I 
The feedback control system is stable with the poles at −0.4957 ± 0.3334i in the unit cycle. With this feedback (14), the phase after compensation should stay within ±75
• with ε = 15
• . Condition (13) indicates that the upper limit of the gain K r must be positive but smaller than the minimum value of the curve 2cos[(θ g (e j ω m ) + γω m )T m ]/N g (e j ω m ). Fig. 7(a) shows that in the cases of no phase lead (γ = 0, 1) and excessive phase lead (γ = 3), the phase lead compensation results in limited controllable bandwidth of about 550, 1200, and 350 Hz, respectively. Although the phase lead compensation with γ = 2 stays in stable area, it already reaches the limited stability area at high frequency. On the contrary, the phase lead compensation with γ = 1.5 stays in ±75
• below the Nyquist frequency, which means it can guarantee zero error tracking of periodic signals. From Fig. 7(b) , the gain K r of the fractional-order compensator with γ = 1.5 has an upper limit of 1.83 below the Nyquist frequency, compared with 0.36 for γ = 2. For γ = 0, 1, and 3, it is not possible to hold K r positive for the whole Nyquist frequency. This result shows that fractional-order phase compensation leads to a larger stable frequency bandwidth and a larger gain K r upper limit.
As mentioned early, the practical γ could be different from the theoretical value. By carrying out experiments with different phase leads, the best result for integral phase lead can be obtained when γ = 2; for FOPL, the best performance happens when setting γ = 1.7. This is different from the theoretical analysis and is mainly caused by the system modeling uncertainty and delay in the DSP-controlled PWM [25] , [26] .
The MRC gain K r for both integral phase lead and FOPL are 1, which is within K r upper limit for both systems. Based on (5) and (7) the FOPL with γ = 1.7 has the form of 
Experiments are compared under three MRC design methods: MRC with integral-order phase lead, FOMRC with integral phase lead, and FOMRC with FOPL. When system operates under state feedback control, the peak tracking error is about 50 V and this is mainly caused by the response phase lag and magnitude error. After applying FOMRC with FOPL, the system tracking error converges and becomes stable within about four cycles. The tracking accuracy of PWM inverters is normally evaluated in two important aspects: 1) THD concerning how "sinusoidal" the output is (in terms of power quality); 2) tracking error concerning the absolute control accuracy. Table II shows the variable input frequency steady-state performance comparison between the three MRC methods, where LL, NL, and RL means the load conditions of linear load, no load, and rectifier load, respectively. The steady-state performance is mainly considered in tracking error root mean square value and THD. For 59 Hz reference input, FOMRC gives an obvious improvement when it is compared against the integral-order MRC. This is mainly caused by the accurate delay period in FOMRC. FOPL gives a further improvement by achieving more accurate compensation. The FOMRC with FOPL achieves 31.4%, 28.1%, and 41.5% improvement on tracking error and 15.2%, 28.1%, and 40.4% on THD comparing with FOMRC without FOPL for linear, no, and rectifier loads, respectively.
For 60 and 61 Hz reference input, similar results are obtained. For general cases (beyond PWM converters), the assessment of the tracking accuracy of a control system only concerns the tracking error. That means the proposed method offers a general control solution to extensive applications (including power converters). From Fig. 9 and 10, and Table II , it is easy to draw the conclusion that the proposed FOMRC with FOPL design is insensitive to the ratio of f s /f r and is able to deal with fractional order delay unit. More importantly, the proposed design is able to efficiently deal with the varying reference frequency or frequency fluctuation and thus increases the robustness of the RC design. Fig. 11 shows the transient response of the universal fractional-order design of MRC at 60 Hz operates under sudden load switches from (a) no load to linear load and (b) from no load to rectifier load, respectively. From the response, the output voltage recovers from sudden step load change within two cycles (0.033 s) when a linear load is switched ON, and recovers within five cycles (0.083 s) when a rectifier load is switched ON. The experiments demonstrate that the proposed universal fractional-order design of MRC is robust to sudden load changes.
C. Experimental Scenario 2: 110 V, 400 Hz Output
The high-frequency power supply can reduce equipment volume and weight, which is significant for aircraft and ship. Therefore, 110 VAC at 400 Hz is much popular used in aircraft and ship ac power supply. However, with the same sampling frequency f s = 11 kHz, high reference frequency f r leads to a small delay period N = f s /f r in RC, which may result in a fractional ratio and a low phase lead compensation resolution.
With a small N , we do not downsample the signal, i.e., m = 1, thus we drop the subscript m. However, we still use FOMRC to make the notation consistent. The state feedback control gain is chosen as k 1 = 1, k 2 = 7, and g = 0.5 for 400 Hz system, the closed-loop transfer function G(z) based on (17) is derived as
The poles of the system are 0.7065 ± 0.5232i, which are within the unit circle. Under only feedback controller, it gives stable responses for different loads. However, it cannot present a satisfactory performance in both tracking error and THD. The THDs for no load, linear load, and rectifier load are all larger than 10%.
As the ratio of f s /f r is a fraction in this case study, FOMRC with N = 27.5 and CRC with N = 28 are used; the RC gain K r for both integral phase lead and FOPL are also set as 0.5, which is within K r upper limit for both systems. With the similar experiment process, the best result for integral phase lead can be obtained as γ = 3; for FOPL, the best result is achieved when γ = 3.5 which can be approximated as
Experiments are carried out under three kinds of loads by comparing three RC design methods: CRC with integralorder phase lead (N = 28, γ = 3), FOMRC with integralorder phase lead (N = 27.5, γ = 3), and FOMRC with FOPL (N = 27.5, γ = 3.5). Fig. 12 shows the transient response and tracking error after applying RC with FOPL. It shows that the system tracking error converges and becomes stable within about three cycles. Fig. 13 shows the waveforms of FOMRC with FOPL under linear and rectifier load, respectively. It is clear that the output voltage traces the reference accurately under different load conditions, which presents a strong robustness of FOPL compensation. Table III summarizes the steady-state performance comparison among RC methods ("−" means unstable). Comparing between CRC and FOMRC, an accurate delay period is achieved in FOMRC. On the contrary, the CRC cannot even maintain a stable output under no load and rectifier load conditions. Comparing with integral-order phase lead compensation, FOPL achieves more accurate compensation which results in Table III show that the proposed FOMRC with FOPL has excellent capability to deal with applications with low delay periods and overcomes its limitation on inaccurate phase compensation. Fig. 14 shows the transient response of the universal fractional-order design of MRC at 400 Hz operates under sudden load switches from (a) no load to linear load and (b) from no load to rectifier load, respectively. From the response, the output voltage recovers from sudden step load change in one cycle (2.5 ms) when linear load is switched ON, and recovers within three cycles (7.5 ms) when rectifier load is switched ON.
V. CONCLUSION
In this paper, a universal fractional-order design of linear phase lead MRC was proposed to provide a general frequency adaptive RC design. The proposed approach is simple and effective in the applications, where sampling frequency f s , the fundamental frequency of the reference signal f r , and downsampling ratio m can be flexibly selected. Theoretical analysis and experiments show that this new FOMRC with FOPL design leads to significant performance improvement in applications where the unit delays in a period of the reference signal (ratio of f s /f r /m) is not an integer, the fundamental reference frequency f r has fluctuations, and the phase compensation resolution is low. It is noted that CRC is a special case of MRC and therefore the proposed design can be used for CRC. The effectiveness of the proposed FOMRC with FOPL was verified on a series of application examples of programmable ac power supplies with high tracking accuracy, low THD, and good transient response.
